Binary circuit
S
L
0
0
1
1
AND gate
S1
S2
L
0
0
0
0
1
0
1
0
0
1
1
1
OR gate
S1
S2
L
0
0
0
0
1
1
1
0
1
1
1
1